首页期刊简介编委会征稿启事出版道德声明审稿流程读者订阅论文查重联系我们English
引用本文
  • 秦开宇,古天祥.基于锁相同步检测的数字化阻抗测试方法[J].电讯技术,1998,38(5):31 - 35,75.    [点击复制]
  • .A Digital Impedance Measurement Approach Based on Phase-Locked Synchronous Detection[J].,1998,38(5):31 - 35,75.   [点击复制]
【打印本页】 【下载PDF全文】 查看/发表评论下载PDF阅读器关闭

←前一篇|后一篇→

过刊浏览    高级检索

本文已被:浏览 1367次   下载 61 本文二维码信息
码上扫一扫!
基于锁相同步检测的数字化阻抗测试方法
0
()
摘要:
介绍了一种数字化阻抗测试方法,它采用锁相同步采样、数字化矢量电压电流比法及校准技术测试元器件或线路阻抗。同时介绍了相应实验电路原理,并结合线路接口,进行了通信电缆的线路阻抗测试实验。
关键词:  电路 器件 阻抗测量 锁相环 矢量电压电流比
DOI:10.3969/j.issn.1001-893X.
基金项目:
A Digital Impedance Measurement Approach Based on Phase-Locked Synchronous Detection
()
Abstract:
A new digital impedance measurement approach is described in this paper.The approach is immune to the offset error of the excitation source and the measurement circuit. By means of automatic calibration, phase-locked loop-based synchronous sampling, digital phase-demodulation and vector voltage-current ratio technology, the accurate measurement results can be obtained in a wide range.
Key words:  Circuit and Device,Impedance Measurement, Vector voltage-current ratio, Phase-Locked Loop
安全联盟站长平台