| 摘要: |
| 为进一步提升跳频通信系统抗干扰能力，基于低密度奇偶校验（Low-density Parity-check，LDPC）编码慢跳频抗干扰通信系统模型，提出了一种“比特预存储”的码字传输方法，将编码后各分段中的部分比特以“列重大小”的选择方式进行复制，并随机预存储在其他分段前端，在接收端对被干扰比特置零处理后，进行比特的合并还原，并完成译码。仿真分析表明，在强干扰环境下，所提方法能够根据不同通信场景对通信质量的要求，灵活选择不同的存储比例，以可承受的代价将纠错能力从原方式纠正6跳错误的基础上提高到纠正7跳甚至8跳的错误；同时，所提方法在不同干扰条件下的抗干扰性能较原传输方式均有较大幅度的提升。 |
| 关键词: LDPC码 慢跳频系统 部分频带干扰 比特预存储 纠错能力 |
| DOI： |
|
| 基金项目:国家自然科学基金资助项目（61671476） |
|
| Transmission method design of LDPC coded slow FH system in strong jamming environment |
| WANG Renzhi,PAN Kegang,ZHAO Ruixiang,WANG Hongbin |
| (Communication Engineering College,Army Engineering University of PLA,Nanjing 210007,China) |
| Abstract: |
| To further improve the anti-jamming ability of the frequency hopping(FH) communication system,based on the low-density parity-check(LDPC) coded slow FH(SFH) anti-jamming communication system,a new codewords transmission method called “Bit pre-store” is proposed.Some bits of each segment after encoded are copied in a bit selection principle of column-degree size,and pre-stored randomly in the front end of other segments.After the interference bits are zeroed by the receiver,the bits are merged and restored and the decoding is completed.Simulation analysis shows that the proposed method can choose different storage proportions flexibly according to the communication quality requirements of different communication scenarios under the strong jamming environment,and the error correction ability can be improved from 6-hop error correction by the original method to 7-hop or even 8-hop error correction at an affordable cost.Under different jamming conditions,the anti-jamming performance of the proposed method is greatly improved compared with that of the original transmission method. |
| Key words: LDPC code slow frequency hopping system partial band noise jamming bit pre-store error correction ability |
《电讯技术》编辑部 