《电讯技术》，不收费还发稿酬的权威期刊、核心期刊！

首页 期刊视频编委会征稿启事出版道德声明审稿流程读者订阅论文查重联系我们English

引用本文：

陈倩.基于高速时钟电路终端的信号完整性分析[J].电讯技术，2005，45（3）：185 - 188. [点击复制]
.Signal Integrity Analysis Based on Terminal of High-Speed Clock Circuit[J].，2005，45（3）：185 - 188. [点击复制]

本文已被：浏览 2304次下载 58次	码上扫一扫！
基于高速时钟电路终端的信号完整性分析

0 字体:加大+\|默认\|缩小-
()

摘要:

本文分析了高速时钟电路的终端在确保信号完整性方面的重要作用,介绍了几种常用的终端方法,并用软件对采用上述终端方法的具体电路进行了仿真,最后从工程实现的角度选用了一种适宜的终端方法,得到了实测结果。

关键词: 高速时钟电路终端信号完整性分析

DOI：10.3969/j.issn.1001-893X.

基金项目:

Signal Integrity Analysis Based on Terminal of High-Speed Clock Circuit

()

Abstract:

The important function of high-speed clock circuit terminal in ensuring signal integrity is analysed and several often-used terminal methods are introduced. Also, specific circuits adopting above terminal methods are simulated with professional software. Finally, from the view of engineering and with connection to practical application,a hardware circuit is designed, and the experiment data are obtained.

Key words: High-speed clock circuit,Terminal,Signal integrity,Analysis