| 摘要: |
| 针对Turbo码全并行译码算法译码迭代次数多、硬件消耗大的问题，提出了一种基于RADIX-4的改进译码算法。将译码算法中状态转移图的相邻两步状态合并为一步计算，译码时以“比特对”的形式操作进行迭代。在保留译码最大并行度同时，译码计算单元使用量减少一半，显著降低了Turbo码全并行译码算法的运算复杂度和存储开销。仿真结果表明，在相同迭代次数条件下，该方法的译码性能较全并行译码算法平均提高约0.5 dB。 |
| 关键词: Turbo码 全并行译码 RADIX-4 比特对 |
| DOI： |
|
| 基金项目:国家自然科学基金资助项目（61671476） |
|
| A fully-parallel Turbo decoding algorithm based on RADIX-4 |
| ZHAO Ruixiang,PAN Kegang,WANG Xinting |
| (College of Communication Engineering,Army Engineering University of PLA,Nanjing 210007,China) |
| Abstract: |
| To solve the problem that the fully-parallel Turbo decoding algorithm requires plenty of memory resource and decoding iterations,a modified algorithm based on RADIX-4 algorithm is proposed.The two neighboring stages in state transition diagram of the decoding algorithm are merged into one calculation,and the decoding iterations are operated in the form of “coupled bits”.While the highest parallelism is preserved,the usage of algorithmic blocks is cut in half,which significantly reduces the computational complexity and memory resource requirement of the fully-parallel Turbo decoding algorithm.Simulation in LTE system indicates that the proposed algorithm has better error correction performance of about 0.5 dB under the same decoding iterations compared with the fully-parallel Turbo decoding algorithm. |
| Key words: Turbo codes fully-parallel decoding RADIX-4 coupled bits |
《电讯技术》编辑部 