欢迎访问《电讯技术》编辑部网站！

首页 期刊简介编委会征稿启事出版道德声明审稿流程读者订阅论文查重联系我们English

引用本文：

李兴广,陈殿仁.基于FPGA的宽动态范围DPSK解调器设计[J].电讯技术，2011，51（12）： - . [点击复制]
LI Xing-guang,CHEN Dian-ren.Design of a Wide Dynamic Range Digital DPSK Demodulator using FPGA[J].，2011，51（12）： - . [点击复制]

本文已被：浏览 2248次下载 172次	码上扫一扫！
基于FPGA的宽动态范围DPSK解调器设计
李兴广,陈殿仁
0 字体:加大+\|默认\|缩小-
(长春理工大学，长春 130022)

摘要:

为了解决大多普勒频移、猝发通信条件下传统接收机结构复杂的问题,设计并实现了一种基于FPGA实现的宽动态范围全数字DPSK基带接收机。采用1 bit A/D带通采样技术和差分检测技术，在最大40 kHz多普勒频移条件下实现了70 dB动态范围。该技术已用于某低成本毫米波数据通信系统中,实现了码速率为10 Mbit/s、动态范围大于70 dB的D PSK信号解调，系统误比特率为10-6。

关键词: 毫米波通信 DPSK基带信号解调 1bit A/D带通采样差分检测

DOI：

基金项目:

Design of a Wide Dynamic Range Digital DPSK Demodulator using FPGA

LI Xing-guang,CHEN Dian-ren

(Changchun University of Science and Technology,Changchun 130022，China)

Abstract:

An all digital wide dynamic range DPSK receiver is designed and implemented by using field programmable gate array(FPGA) for burst communicatio n applications in environment with a large Doppler frequency offset. The receiver emp loys 1 bit A/D bandpass sampling and differential detection to achieve a 70 dB  dynamic range when the maximum Doppler frequency shift is 40 kHz. The te chnology has been used in a low-cost millimeter-wave communication system to demodulate the DPSK signal whose code rate is 10 Mbit/s and the signal dynamic range is greater than 70 dB, and the bit error rate can reach 10-6.

Key words: MMW communication DPSK demodulation 1bit A/D bandpass sampling differential detection