首页期刊简介编委会征稿启事出版道德声明审稿流程读者订阅论文查重联系我们English
引用本文
  • 张晓明,陈禾,仲顺安.中频快速DAGC算法及其FPGA实现[J].电讯技术,2008,48(10): - .    [点击复制]
  • .A Fast IF DAGC Algorithm and its FPGA Implementation[J].,2008,48(10): - .   [点击复制]
【打印本页】 【下载PDF全文】 查看/发表评论下载PDF阅读器关闭

←前一篇|后一篇→

过刊浏览    高级检索

本文已被:浏览 1431次   下载 59 本文二维码信息
码上扫一扫!
中频快速DAGC算法及其FPGA实现
0
()
摘要:
针对中频接收机大动态范围与高灵敏度的要求,提出了一种中频快速数字自动增益控制(DAGC)算法。该算法通过对正交视频信号进行符号判别实现快速幅度检波和门限比较,利用多级双门限分段线性化的方法实现数字对数放大(DLA),结合使用数控衰减器(DCA)扩大中频接收机的输入动态范围。给出了基于FPGA的中频快速DAGC实现方案。实际应用证明,采用该方案的数字化中频接收机在保证接收灵敏度为-58 dBm的情况下,动态范围可达80 dB以上。
关键词:  数字化中频接收机,动态范围,数字自动增益控制,数字对数放大器,现场可编程门阵列
DOI:
基金项目:国家部委预研项目
A Fast IF DAGC Algorithm and its FPGA Implementation
()
Abstract:
For the intermediate frequency(IF) receiver's requirement of large dynamic range and high sensitivity,a fast IF digital automatic gain control(DAGC) algorithm is proposed.It uses sign distinction of orthogonal video signals to realize fast amplitude detection and threshold comparison.A digital logarithmic amplifier(DLA) is realized by using a method of multistage double-threshold partition linearization.A digitally controlled attenuator(DCA) is also used to expand input dynamic range of the IF receiver.The realization scheme of IF DAGC based on FPGA is presented.Practical application has proved that the sensitivity of the digital IF receiver is-58dBm and its dynamic range is more than 80dB.
Key words:  digital IF receiver,dynamic range,digital automatic gain control(DAGC),digital logarithmic amplifier(DLA),FPGA
安全联盟站长平台