首页期刊简介编委会征稿启事出版道德声明审稿流程读者订阅论文查重联系我们English
引用本文
  • 杨胜华.基于FPGA 的1GHz高速采样处理平台设计[J].电讯技术,2007,47(6):163 - 166.    [点击复制]
  • .Design of a 1GHz High-speed Sampling and Processing Platform with FPGA[J].,2007,47(6):163 - 166.   [点击复制]
【打印本页】 【下载PDF全文】 查看/发表评论下载PDF阅读器关闭

←前一篇|后一篇→

过刊浏览    高级检索

本文已被:浏览 2096次   下载 60 本文二维码信息
码上扫一扫!
基于FPGA 的1GHz高速采样处理平台设计
0
()
摘要:
介绍了一种高速宽带采样的数字信号处理平台设计方法,论述了在XilinxV4 FPGA中如何实现高速同步时钟设计和高速数据同步接收设计,介绍了与该设计相关的一些高速模数混合电路设计方法和一种采样后数据捕获的方法。该设计方案已用于瞬时测频中,并取得了良好的效果。
关键词:  宽带采样  同步时钟  高速数据  同步接收  模数混合电路
DOI:10.3969/j.issn.1001-893X.
修订日期:2007-07-10
基金项目:
Design of a 1GHz High-speed Sampling and Processing Platform with FPGA
()
Abstract:
The design method of a digital signal processing platform for high-speed wideband sampling is introduced.How to design the high-speed synchronization clock and high-speed data synchronization receiving in Xilinx's V4 FPGA is analyzed.The high speed analog/digital(A/D) mixed circuit design and data capturing method after sampling are also introduced.This scheme has been used in the instantaneous frequency measurement,and the platform works well.
Key words:  wideband sampling,synchronization clock,high-speed data,synchronization receiving,analog/digital(A/D)mixed circuit
安全联盟站长平台