首页期刊简介编委会征稿启事出版道德声明审稿流程读者订阅论文查重联系我们English
引用本文
  • 贾玉臣,吴嗣亮.基于FPGA的专用信号处理器设计[J].电讯技术,2005,45(6):105 - 109.    [点击复制]
  • .Design of an FPGA-based Specific Signal Processor[J].,2005,45(6):105 - 109.   [点击复制]
【打印本页】 【下载PDF全文】 查看/发表评论下载PDF阅读器关闭

←前一篇|后一篇→

过刊浏览    高级检索

本文已被:浏览 2003次   下载 59 本文二维码信息
码上扫一扫!
基于FPGA的专用信号处理器设计
0
()
摘要:
用可编程门阵列(FPGA)实现了一个专用信号处理器,它以快速傅里叶变换(FFT)为核心工作单元,对四路零中频雷达回波依次进行去除直流分量、数据加窗、FFT、目标信号选大和相位参考信号检测等处理。各处理单元流水操作,保证了处理速度,提高了资源的利用效率。FFT算法为输入顺序输出位反序的D IT基2算法,采用递归结构实现,硬件共享设计节省了资源;同时,处理过程中采用块浮点算法,兼顾了定点的高速度与浮点的高精度;并对FFT结果进行了误差分析,给出了定点与块浮点两种算法时的均方误差上限。最后对整个设计进行了仿真验证,结果表明用FPGA实现专用信号处理器满足系统要求。
关键词:  雷达设备  信号处理器  快速傅里叶变换  流水线  块浮点算法  设计
DOI:10.3969/j.issn.1001-893X.
投稿时间:2004-10-11
基金项目:
Design of an FPGA-based Specific Signal Processor
()
Abstract:
A specific signal processor is implemented whose core unit is FFT.Four-channel zero-IF radar echo is processed by it in the following order: removing DC component,data windowing,FFT,selecting the maximum object signal and detection of phase reference signals.All units work in pipeline style that guarantees a high processing speed and increases the usage efficiency of the resource.The FFT algorithm is DIT radix-2 with inputs in natural order and outputs in bit-reversed order and implemented with recursive architecture.The hardware share design saves resources.Meanwhile,block floating point algorithm is adopted in the processing which has the merits of high speed of fixed point and high accuracy of floating point.And the error of the FFT result is also analyzed.The upper bound of mean square error is given for the two algorithms of fixed and block floating point.Finally,the whole design is verified by simulation.The results show that implementation of the specific signal processor with FPGA meets system requirements.
Key words:  FPGA
安全联盟站长平台