| 摘要: |
| Viterbi译码算法用FPGA实现时，其硬件资源消耗与译码速度始终是相互制约的两个方面，通过合理安排ACS单元和路径度量存储单元可有效缓解这两方面的矛盾。本文以(2，1，6)卷积码为例，基于基4算法提出的动态路径度量存储管理方法能在不影响译码速度的前提下有效降低译码器的硬件复杂度。 |
| 关键词: Viterbi译码器 路径度量存储管理 |
| DOI：10.3969/j.issn.1001-893X. |
|
| 基金项目: |
|
| Optimized Architectural Design of Viterbi Decoder |
|
| () |
| Abstract: |
| When Viterbi algorithm is implemented in FPGA, the occupation of hardware resource and the speed of decoder are two conflictive aspects. And it can be resolved by arranging ACS unit and path metric RAM reasonably. In the case of (2,1,6) code and based on radix-4 algorithm, a new dynamic management of path metric memory is introduced, which can deduce the decoder's complexity effectively and improve the speed of Viterbi decoder relatively. |
| Key words: ACS |
《电讯技术》编辑部 