摘要: |
汉明距离是用来衡量2个二进制码字之间的相似程度的,本文主要针对用FPGA实现的汉明距离发生器,详细研究了其关键部件累加器的几种实现方案,给出了波形仿直结果时延及战胜FPGA资料的统计结果,提出了一种能大在缩短电路时延、提高运算速度并节省资源的实现方案,最终用FPGA实现并应用于一种卫星通信的帧同步系统中。 |
关键词: 数字通信 帧同步 汉明距离发生器 累加器 FPGA 卫星通信 |
DOI:10.3969/j.issn.1001-893X. |
修订日期:2001-09-03 |
基金项目: |
|
Realization Research on The Hamming Distance Generator |
|
() |
Abstract: |
Hamming distance is used to measure the similarity between two binary codes. To realize the hamming distance generator on FPGA, several schemes of the adder that is the key component of the generator are studied. Their simulation waveform and the statistic result of the processing delay and the FPGA resources occupied are also given. Then a new adder realization scheme is given, which can greatly shorten the delay of the circuit and save the FPGA resources. Finally the new scheme is implemented on a FPGA and is used in the frame synchronization circuit of a satellite modem. |
Key words: Digital communication,Frame synchronization,Hamming distance generator,Adder,FPGA,Scheme |