| 摘要: |
| 本文介绍一种实用的全数字锁相环方案。该方案采用多电平量化鉴相器以及可变复位徘徊滤波器,从而具有同步建立时间短、同步精度高等特点。文中简述了它的工作原理,并对环路性能进行了分析。 |
| 关键词: 数字锁相环 鉴相器 多电平量 |
| DOI：10.3969/j.issn.1001-893X. |
|
| 基金项目: |
|
| All digital PLL with multi-level quantized phase discriminator |
|
| () |
| Abstract: |
| This paper introduces a practic design version of all-digital PLL. This version uses a multi-level quantized phase discriminator as well as variablereset periodical filter. Therefore, the PLL has properties that synchronizationsetting up time is short and snchronization accuracy is high. Operation principleand performance of PLL are analyzed in the paper. |
| Key words: All-Digital PLL,Bit Synchronization |
《电讯技术》编辑部 